

ADQ35 Datasheet



The ADQ35 is a high-end 12-bit dual-channel data acquisition board optimized for use in high-throughput scientific applications. The ADQ35 features:

- One analog channel at 10 GSPS
- Two analog channels at 5 GSPS per channel
- Sampling rate option at 8 GSPS and 4 GSPS respectively
- 12 bits resolution
- 14 GByte/s sustained data transfer rate to GPU
- 14 GByte/s sustained data transfer rate to CPU
- Two external triggers
- General Purpose Input/Output (GPIO)
- Open FPGA for real-time signal processing
- Firmware option for averaging of records
- Firmware option for pulse analysis



1 ORDERING INFORMATION

ADQ35 is available with a set of options. Follow the procedure to configure the ADQ35. Start with the hardware configurations. These are factory installed and cannot be changed through software commands.

1. Select the DC-coupled analog front-end **-DC** (standard). For dual-gain **-PDRX** analog front-end, see 22-2919 ADQ35-PDRX datasheet¹.

Select the firmware options, see section 5 for details. The firmware FWDAQ is always included. Additional firmware options are distributed as files and can be loaded into the board at any time.

- 2. Data acquisition firmware -FWDAQ is always included
- 3. Select one or several optional firmware packages, -FWATD, -FWPD.
- 4. Select to activate channel combination option for dual-gain pulse detection, -LICPDRX².
- Select accessories, open FPGA development kit DEVDAQ, -DEVPD³.
- 6. Select extended warranty -W5Y.

The open FPGA is accessed through the design project for each firmware. For **-FWDAQ**, the development kit is **DEVDAQ**. The FPGA bit files built from the design project using **DEVDAQ** can be used on any ADQ35 with a valid **FWDAQ** license (included on all units).

For **-FWPD**, the development kit is **DEVPD**. The FPGA bit files built from the design project using **DEVPD** can be used on any ADQ35 with a valid **FWPD** license.

The **DEVDAQ** and **DEVPD** are one-time purchases.

¹ Contact Teledyne SP Devices for information about availability.

² See 22-2797 ADQ35-PDRX datasheet for more information about dual-gain channel combination. The ADQ35 can be used with external dual-gain amplifier and channel combination in firmware. The option LICPDRX activates the channel combination for external dual-gain amplifier.

³ DEVPD is available in 2024. Contact Teledyne SP Devices for more information.



2 ADQ35 INTRODUCTION

2.1 Features

- One and two analog input channels
- 10 or 8 GSPS sampling rates in single channel mode
- 5 or 4 GSPS sampling rate per channel in dual channel mode
- 12 bits resolution
- DC-coupled with 2.5 GHz bandwidth
- Programmable DC-offset
- Internal and external clock reference
- Clock reference output
- Internal and external triggers
- 8 Gbyte data memory
- 14 GByte/s sustained data streaming to CPU and GPU
- Data format 16-bit MSB aligned or rounded to 8-bit
- Data interface PCle Gen3 x16
- Averaging firmware FWATD
- Pulse analysis firmware FWPD

2.2 Applications

- Swept-source optical coherence tomography (SS-OCT)
- Time-of-flight mass spectrometry
- Distributed optical fiber sensing
- LIDAR
- Scientific instruments
- Scanning acoustic microscopy

2.3 Advantages

- A space-saving, single-slot, high-performance digitizer supporting up to 55°C ambient for demanding industrial applications
- Real-time processing and high data throughput
- Teledyne SP Devices' design services are available for fast integration to reduce time-tomarket



2.4 System design optimization; open FPGA and streaming to CPU and GPU

High-performance data acquisition systems require high speed real-time analysis. ADQ35 offers a variety of options for efficient system design:

Streaming to GPU

ADQ35 supports up to 14 GByte/s peer-to-peer streaming and streaming via pinned buffer to GPU. A GPU offers a powerful platform for implementing application-specific signal processing algorithms.

Streaming to CPU

ADQ35 supports up to 14 GByte/s to host computer. Implementing the application-specific algorithms in the CPU results in an efficient system.

Open FPGA for real-time processing

ADQ35 offers an open FPGA for implementation of the application-specific computations in the FPGA. This gives the most compact system design. Firmware development kit is ordered separately.

Pulse data recording

The hardware option ADQ35-PDRX offers a built-in dual-gain amplifier for pulse data capture with extended dynamic range. See datasheet 22-2919 for more details on the option ADQ35-PDRX.



3 TECHNICAL DATA

Technical parameters are valid for ADQ35 operating with firmware FWDAQ. All parameters are typical unless otherwise noted.

Table 1 Analog input (front panel A and B)

Parameter	Condition	Min	Typical	Max	Unit
Basic parameters					
Bandwidth -3dB			2.5		GHz
Input range			0.5		Vpp
Input impedance			50		Ω
Coupling			DC		
Connector type			SMA		
Programmable DC-offset					
DC-offset range		-0.25		+0.25	V
Dynamic performance 2 chan	nels mode at 5 GSP	S			
Cross talk	< 2.5 GHz		-63		dBc
Noise power density	0 to 2.5 GHz		-147		dBFS/√Hz
SNR	260 MHz, -1dBFS		52		dBc
SFDR	260 MHz, -1dBFS		63		dBc
ENOB relative full scale	10 MHz, -1dBFS		8.4		bits
ENOB relative full scale	260 MHz, -1dBFS		8.4		bits
ENOB relative full scale	810 MHz, -1dBFS		8.4		bits
ENOB relative full scale	1625MHz,-1dBFS		8.3		bits
Dynamic performance, 2 char	nels mode at 5 GSF	PS, FIR filter	bandwidth 1	.25 GHz⁴	
ENOB relative full scale	810 MHz, -1dBFS	bits	8.8		bits
Dynamic performance, 1 char	nel mode at 10 GSI	PS, connecto	or A ⁵		
Noise power density	0 to 5 GHz		-150		dBFS/√Hz
SNR	260 MHz, -1dBFS		51		dBc
SFDR	260 MHz, -1dBFS		61		dBc
ENOB relative full scale	10 MHz, -1dBFS		8.4		bits
ENOB relative full scale	260 MHz, -1dBFS		8.3		bits
ENOB relative full scale	810MHz,-1dBFS		8.3		bits
ENOB relative full scale	1625MHz,-1dBFS		8.2		bits
Dynamic performance, 1 char		PS, FIR filter	bandwidth 2	.5 GHz, con	nector A ⁵
ENOB relative full scale	260 MHz, -1dBFS		8.7		bits
ENOB relative full scale	810 MHz, -1dBFS		8.7		bits

⁴ Built-in user-programmable digital FIR filter; symmetrical, 17 taps. Filter coefficients used for this test are $[57, 92, -279, 21, 704, -720, -1163, 4127, 10784] / 2^{14}$.

⁵ Performance parameters are valid for 1 channel mode using input A. It is possible to use channel B as input but there are no parameters available for 1 channel mode using input connector B.



Table 2 Clock generator and front panel CLK connector

Parameter	Condition	Min	Typical	Max	Unit
Internal clock reference					
Frequency			10		MHz
Accuracy			±3		ppm
			±1/year		
Internal sampling clock gene	erator ^{6 7}				
Frequency range 1	2 channels	4990	5000	5010	MHz
Frequency range 2	2 channels	3990	4000	4010	MHz
Frequency range 3	2 channels	2990	3000	2010	MHz
Frequency range 1	1 channel	9980	10000	10020	MHz
Frequency range 2	1 channel	7980	8000	8020	MHz
Frequency range 3	1 channel	6980	6000	6020	MHz
External clock reference input	ut (from front pane	CLK connect	or) ⁸		
Frequency		1	10	500	MHz
Frequency ⁹	Jitter cleaner	10	10	500	MHz
	enabled	-50 ppm		+50 ppm	
Frequency	Delay line used		10	100	MHz
Delay line tuning range			500		ps
Signal level		0.5		3.3	Vpp
Input impedance	AC		50		Ω
Input impedance	DC		10k		Ω
Input impedance (high) 10	AC		200		Ω
Clock reference output (on f	ront panel CLK conr	nector) ¹¹			
Frequency			10		MHz
Signal level	Into 50-Ω load		1.2		Vpp
Output impedance	AC		50		Ω
Output impedance	DC		10k		Ω
Physical connector label CLK				•	•
Connector type		SMA			

⁶ The internal clock generator can generate frequencies in 3 different ranges.

⁷ The software setting is limited to the typical value. The tolerance min-max is the limits with external clock reference that deviate from its nominal value.

⁸ Using a clock reference from an external source to synchronize the ADQ35 to the external source.

⁹ The jitter cleaner requires the reference frequency to be a multiple of 10 MHz within ± 10ppm.

¹⁰ Software-selectable high-impedance mode.

¹¹ The internal clock reference of the ADQ35 is made available to synchronize external equipment.



Table 3 Front panel TRIG connector

Parameter	Condition	Min	Typical	Max	Unit
Connector type		SMA			
Used as input (trigger or gene	ral-purpose input,	GPI)			
Impedance	DC		50		Ω
Impedance (high) 12	DC		500		Ω
Signal level	50-Ω mode	-0.5		3.3	V
Adjustable threshold	50-Ω mode	0		2.8	V
Signal level	High impedance	-0.5		5.5	V
Adjustable threshold	High impedance	0		2.3	V
Pulse repetition frequency	As trigger			10	MHz
Time resolution 13	As trigger		50		ps
Update rate ¹³	As GPI			156.25	MHz
Used as output (trigger or gen	eral-purpose outp	ut, GPO)			
Impedance	DC		50		Ω
Output level high VOH	Into 50-Ω load	1.8			V
Output level low VOL	Into 50-Ω load			0.1	V
Pulse repetition frequency				156.25	MHz

Table 4 Front panel SYNC connector (may be used as a trigger source with larger timing grid)

Parameter	Condition	Min	Typical	Max	Unit
Connector type			SMA		
Used as input (trigger or gene	ral-purpose input,	GPI)			
Impedance	DC		50		Ω
Impedance (high) 12	DC		500		Ω
Signal range	50-Ω mode	-0.5		3.3	V
Adjustable threshold	50-Ω mode	0		2.8	V
Signal level	High impedance	-0.5		5.5	V
Adjustable threshold	High impedance	0		2.3	V
Pulse repetition frequency	As trigger			10	MHz
Time resolution 13	As trigger		3.2		ns
Update rate ¹³	As GPI			156.25	MHz
Used as output (trigger or ger	eral-purpose outpu	ut, GPO)			
Impedance	DC		50		Ω
Output level high VOH	Into 50-Ω load	1.8			V
Output level low VOL	Into 50-Ω load			0.1	V
Pulse repetition frequency				156.25	MHz

¹² Software-selectable high-impedance mode.

¹³ Timing properties are valid for 5 GSPS in 2 channel mode and 10 GSPS in 1 channel mode. Timing properties scale linearly with sampling frequency.



Table 5 Front panel GPIO connector (general purpose input/output)

Parameter	Condition	Min	Typical	Max	Unit
Connector type			SMA		
Used as input					
Impedance			50		Ω
Impedance (high) 12			10		kΩ
Input level high VIH		2			V
Input level low VIL				0.8	V
Update rate 13				156.25	MHz
Used as output					
Output Impedance			50		Ω
Output level high VOH	Into 50-Ω load	1.5			V
Output level high VOH	No load	3.2			V
Output level low VOL	Into 50-Ω load			0.1	V
Output level low VOL	No load			0.1	V
Update rate ¹³				156.25	MHz

Table 6 Environmental and mechanical parameters

Parameter	Condition	Min	Typical	Max	Unit
Power and temperature					
Power consumption 14	FWDAQ		48		W
Power supply		10.8	12	13.2	V
Operating temperature	FWDAQ ¹⁵	0		55	°C
Operating temperature	FW options ¹⁶	0		45	°C
Size	'				
Width 1 slot			18.42		mm
Length			269.55		mm
Height			111.15		mm
Weight			600		g
Compliances					·
RoHS3		Yes			
CE		Yes			
FCC	Exclusion acco	ording to CFF	R 47, part 15, p	aragraph 1	L5.103(c).

¹⁴ Power consumption depends on firmware option and use case. Power consumption is measured during acquisition and streaming of data at 14 Gbyte/s to PC.

¹⁵ Operating the ADQ35 with FWDAQ and streaming data up to 14 Gbyte/s.

¹⁶ Using firmware options from Teledyne SP Devices. Custom firmware designs may result in higher power consumption and thereby lower temperature range.



Table 7 Custom GPIO expansion. See section 10.

Parameter	Value
Connector type	40-pin FFC/FPC connector, pitch 0.5 mm
Number of differential IO signals LVDS	8
Number of single-ended IO signals 3.3V	5

Table 8 Data acquisition

Parameter	Condition	Min	Typical	Max	Unit
Rearm time ¹⁷				20	ns
Acquisition memory (Data FIFO)	Shared by all channels		8		Gbyte
Record length	2-channel mode in steps of 1	2		2 ³² -1	samples
	1-channel mode in steps of 1	2		2 ³² -1	samples
Pre-trigger ¹⁸	2-channel mode in steps of 16	0		16 336	samples
	1-channel mode in steps of 32	0		16 228	samples
Trigger delay ¹⁹	2-channel mode in steps of 16	0		2 ³⁶ -16	samples
	1-channel mode in steps of 32	0		2 ³⁷ -32	samples

Table 9 Data transfer²⁰

Parameter	Value	Unit
Supported versions of data transfer standard PCIe	Gen1 / Gen2 / Gen3	
Supported number of lanes ^{21 22}	1/4/8/16	
Data rate to CPU sustained	14	GByte/s
Data rate to GPU sustained	14	GByte/s
Data rate peer-to-peer to GPU sustained	14	GByte/s
Data format ²³	32 / 16 / 8	bits

¹⁷ Minimum time from the last sample of a record to the next trigger.

¹⁸ Pre-trigger is set by assigning the parameter "horizontal offset" a negative value

¹⁹ Trigger delay is set by assigning the parameter "horizontal offset" a positive value

²⁰ This is the data rate that the ADQ35 supports. Other parts of the system may limit the performance.

²¹ The ADQ35 must be installed in a 16 lanes slot or a slot with a connector with an open end. If a shorter connector is used, the number of lanes and the maximum data rate is limited.

²² PCIe bifurcation is required for 16 lanes

²³ Default 16 bits MSB-aligned.



Table 10 Software support

Parameter	Value
Operating system ²⁴	Windows / Linux
GUI	Digitizer Studio
Example code	C, Python
API	C / C++
High-level API	LabVIEW / MATLAB / C#

4 FEATURES FOR DATA FLOW CONTROL, SYNCHRONIZATION AND PROCESSING

The ADQ35 features an advanced machine for flow control, synchronization, and signal processing. The block diagrams are shown in Figure 1 and Figure 2. The features are described in the following tables.




Figure 1 Flow control and synchronization block diagram.

Table 11 Digital signal processing blocks

Object type	Available selections
Digital Signal Processing	Digital Baseline Stabilizer (DBS)
Included signal processing in the data	Digital gain
path for enhanced signal quality.	Digital offset
	Digital FIR filter

²⁴ See 15-1494 Operating system support for a detailed listing of supported distributions.



Table 12 Flow control blocks

Object type	Available selections
Input ports	Front panel TRIG
Electrical connections to the ADQ35 for	Front panel SYNC
real-time operation (excluding the PCle	Front panel GPIO
data interface) Used as event source.	Front panel CLK (clock reference or clock input only)
	Analog channel A
	Analog channel B
Event sources	Software command
Signals for real-time control of activities	External TRIG
in the firmware of ADQ35.	External SYNC
	External GPIO
	Internal periodic event generator
	Level analog channel A
	Level analog channel B
Functions	Pattern generator for timestamp synchronization
Included operations for real-time control	Pattern generator general purpose, 2 instances
of activities in the firmware of ADQ35.	Pulse generator, 4 instances
Output ports	Front panel TRIG
Electrical connections to the ADQ35 for	Front panel SYNC
real-time operation (excluding the PCIe	Front panel GPIO
data interface).	Front panel CLK (clock reference output only)

Table 13 Firmware functions for flow control

Function	Modes/selections	Event sources as stimuli		
Pattern generator for		Software command		
timestamp		External TRIG		
synchronization		External SYNC		
Control the time of		Internal periodic event generator		
the ADQ35.				
Pulse generator	Rising edge	Software command		
Control output pulse	Falling edge	External TRIG		
shapes. Three	Pulse length	External SYNC		
instances.	Polarity	Internal periodic event generator		
Pattern generator	Once	Software command		
general purpose	Window	External TRIG		
For example, used for	Gate	External SYNC		
trigger blocking.	Trigger counter	Internal periodic event generator		



Table 14 Firmware functions for acquisition

Function	Modes	Event Sources as stimuli / control
Trigger		Software command
Initiate the acquisition		External TRIG
of a data record.		External SYNC
		Internal periodic event generator
		Level analog channel A
		Level analog channel B
Data acquisition	Fixed record length	Selected Trigger for initiating data
modes	Dynamic record length (zero	acquisition
Configurations for	suppression)	
sending digital data to		
the host PC.		
Data transfer modes	Streaming with header	User set-up
Transport to CPU /	Streaming without header	
GPU		




Figure 2 Clock generation block diagram.

Table 15 Clock generation

Function	Modes		
Clock reference source	Internal TCVCXO		
Phase and frequency reference for the	External		
clock system.	External with jitter cleaner and/or delay line		
Sampling clock sources	Internal clock generator		
Actual clock for taking the samples of the			
analog data.			
Clock output	Selected clock reference source		



5 FIRMWARE

5.1 FWDAQ

The FWDAQ is included with all digitizers. The firmware includes control of the hardware and recording of data.

The dual-gain channel combination included in FWDAQ requires a separate license for ADQ35.

5.2 FWATD

The FWATD is optional. It includes thresholding for noise suppression and accumulations of waveforms. See datasheet 22-2912 for more details.

The dual-gain channel combination included in FWATD requires a separate license for ADQ35.

5.3 FWPD

The FWPD is optional. It includes detection and analysis of pulses. See datasheet 23-3028 for more details.

The dual-gain channel combination is included in FWPD requires a separate license for ADQ35.

5.4 Managing firmware

The digitizer supports multiple firmware images. Note the following about managing firmware images:

- The non-volatile memory on the digitizer can store up to four different firmware images (including the active firmware). Use the tool ADQAssist to change firmware and to upload new images to the digitizer.
- Each hardware can include a license for multiple firmware options. If all firmware images
 cannot be stored on the device, some may need be stored on the host computer for manual
 reprogramming via ADQAssist.
- The digitizer (and the enclosing host computer) must be power cycled for the firmware switch to be completed. This is required to let the PCle bus enumerate with the new firmware.
- Some firmware features require a valid license key to activate. See the ordering information section for details about available firmware features.
- Switching mode between one channel at 10 GSPS and two channels at 5 GSPS requires switching the digitizer firmware image.



6 ABSLOUTE MAXIMUM RATINGS

Table 16 Absolute maximum ratings

Parameter	Condition	Min	Max	Unit
Power supply to GND		-0.4	14	V
Operating temperature ²⁵		0	55	°C
Storage temperature		-40	70	°C
Analog in to GND		-2.5	+2.5	V
TRIG to GND	50-Ω mode	-2	5	V
SYNC to GND	50-Ω mode	-2	5	V
TRIG to GND	500-Ω mode	-2	6	V
SYNC to GND	500-Ω mode	-2	6	V
CLK REF to GND AC amplitude			5	Vpp
CLK REF to GND DC-level		-5	5	V
GPIO to GND		-1.5	5	V
FFC / FPC differential signal to GND	Powered ²⁶	-0.5	2.3	V
	Not powered ²⁶	-0.5	0.5	V
FFC / FPC single-ended signal to GND	Powered ²⁶	-0.3	3.8	V
26	Not powered ²⁶	-0.3	0.5	V

Exposure to conditions exceeding these ratings may reduce lifetime or permanently damage the digitizer. The digitizer with PCIe format has a built-in fan to cool the device. The built-in temperature monitoring unit will protect the digitizer from overheating by temporarily shutting down parts of the device in an overheat situation.

The SMA connectors have an expected lifetime of 500 operations. For frequent connecting and disconnecting of cables, connector savers are recommended.

The overheat conditions is depending on the load of the FPGA. For Teledyne SP Devices provided firmware options, see recommended operating conditions in Table 6. For custom firmware the temperature range must be evaluated from case to case.

²⁵ The absolute maximum temperature is the range where it is allowed to start the board. The ADQ35 has a built-in overheat protection to prevent damage from overheat. The ADQ35 may therefore shut down at lower temperature than the absolute maximum.

²⁶ The absolute maximum ratings depend on whether the ADQ35 is powered or not. It is recommended to use the respective power rail in the FFC connector to power or enable the external drivers to avoid driving overvoltage into an unpowered digitizer. Use the 1.8 V rail for the differential signals and 3.3 V for the single-ended signals.



7 TYPICAL PERFORMANCE

7.1 Frequency response




Figure 3 Frequency response, logarithmic frequency scale.




Figure 4 Frequency response, linear frequency scale.



7.2 FFT




Figure 5 FFT typical performance 5 GSPS.





Figure 6 FFT typical performance 5 GSPS using FIR filter.





TELEDYNE SP DEVICES Everywhere**you**look™

Figure 7 FFT typical performance at 10 GSPS.




Figure 8 FFT typical performance 10 GSPS.






Figure 9 FFT typical performance 10 GSPS using FIR filter.




Figure 10 FFT typical performance 10 GSPS using FIR filter.



8 BLOCK DIAGRAM




Figure 11 Block diagram.

Figure 11 shows a block diagram of ADQ35 in 2-channel mode. The blocks marked "User Logic" are open for custom real-signal processing thought the firmware development kit (purchased separately).

9 HOST PC INTERFACE PCIE

The ADQ35-PCIe is powered from the power supply of the PC via a PCI Express 8-pin (2x4) auxiliary power supply connector. The connection in the cable should be as in Figure 12. It is also possible to operate the board from a PCI Express 6-pin (2x3) auxiliary power supply connector. Consider the power ratings for the respective connectors from the PC manufacturer.

It is important that the auxiliary power supply is turned on immediately when the PC starts. Otherwise, the digitizer will not be recognized on the PCI Express bus.




Figure 12 Power supply connection options. PCB connector.



10 GPIO EXPANSION

The FCP connector allows direct access to the FPGA for building custom expansion boards. The FCP connector requires custom firmware and is accessible through the FPGA development kit. The ADQ3 series user guide document number 21-2539 contains a description of connector.

Note that this connector is connected directly to the FPGA. Damage caused by custom hardware failure is not covered by warranty.

Contact Teledyne SP Devices' sales representative for more information.

11 MECHANICAL DRAWING




Figure 13 Photo of ADQ35.




Figure 14 Mechanical drawing, dimensions in millimeters.



12 REFERENCES

Refer to TSPD's web site spdevices.com for the latest version of documents.

- 15-1494 Supported operating systems
- 18-2059 ADQUpdater user guide
- 20-2507 ADQ3 series development kit user guide
- 20-2521 ADQAssist user guide
- 21-2539 ADQ3 series user guide
- 22-2912 ADQ3 FWATD datasheet
- 22-2919 ADQ35-PDRX datasheet
- 23-3028 ADQ3 FWPD datasheet



Important Information

Teledyne Signal Processing Devices Sweden AB (Teledyne SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Teledyne SP Devices' general terms and conditions supplied at the time of order acknowledgment.

Teledyne SP Devices warrants that each product will be free of defects in materials and workmanship and conform to specifications set forth in published data sheets, for a period of three (3) years. The warranty commences on the date the product is shipped by Teledyne SP Devices. Teledyne SP Devices' sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which Teledyne SP Devices determines does not conform to the warranty. Product returned to Teledyne SP Devices for warranty service will be shipped to Teledyne SP Devices at Buyer's expense and will be returned to Buyer at Teledyne SP Devices' expense. Teledyne SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in Teledyne SP Devices' installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than Teledyne SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of Teledyne SP Devices.

In no event shall Teledyne SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

TELEDYNE SP DEVICES' EXPRESS WARRANTY TO BUYER CONSTITUTES TELEDYNE SP DEVICES' SOLE LIABILITY AND THE BUYER'S SOLE REMEDY WITH RESPECT TO THE PRODUCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, TELEDYNE SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TELEDYNE SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABILITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY'S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL TELEDYNE SP DEVICES BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST TELEDYNE SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIABILITY OF TELEDYNE SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

Worldwide Sales and Technical Support

www.spdevices.com

Teledyne SP Devices Corporate Headquarters

Teknikringen 8D SE-583 30 Linköping

Sweden

Phone: +46 (0)13 465 0600 Fax: +46 (0)13 991 3044 Email: <u>info@spdevices.com</u>

Copyright © 2024 Teledyne Signal Processing Devices Sweden AB. All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from Teledyne SP Devices.